## IN THE CLAIMS

Please amend the claims as follows:

- 1-23. (Cancelled)
- 24. (Currently Amended) The method of claim 23, further comprising A method of reducing a voltage, comprising:

applying the voltage to a transistor; wherein applying the voltage to the transistor includes coupling the voltage to a first source/drain and a gate of the transistor;

providing an output voltage at an output of the transistor, the output voltage equal to the applied voltage reduced by a threshold voltage of the transistor, wherein the output of the transistor is coupled to a well that bounds the transistor; and

coupling the output of the transistor to a second source/drain of the transistor and to a semiconductor region in which the first and second source/drains are formed.

- 25. (Previously Presented) The method of claim 24, wherein the first and second source/drains and the well are formed from a first type semiconductor material and the semiconductor region is formed from a second type semiconductor material.
- 26. (Previously Presented) The method of claim 25, wherein the first and second source/drains contain a different dopant concentration relative to the well.
- 27-28. (Cancelled)
- 29. (Currently Amended) The method of claim 28, further comprising A method of reducing a voltage, comprising:

applying the voltage to a first source/drain and a gate of a transistor; and
providing an output voltage at a second source/drain of the transistor and a well
bounding the transistor, the output voltage equal to the applied voltage reduced by a threshold
voltage of the transistor;

coupling the well that bounds the transistor to the second source/drain of the transistor; and

coupling a semiconductor region in which the first and second source/drains are formed to the well region and to the second source/drain.

30-34. (Cancelled)

35. (Currently Amended) The method of claim 34, further comprising: A method of reducing a voltage, comprising:

applying the voltage to a first source/drain and a gate of a transistor;

providing an output voltage at a second source/drain of the transistor, the output voltage equal to the applied voltage reduced by the threshold voltage of the transistor, wherein a semiconductor region containing the first and second source/drains is coupled to the second source/drain of the transistor;

isolating the transistor from a substrate by a well formed between the region containing the first and second source/drains and the substrate; and

coupling the well to the second source/drain and to the semiconductor region containing both source/drains.

- 36. (Previously Presented) The method of claim 35, wherein the first and second source/drains and the well are a first type semiconductor material and the region containing the source/drains is a second type semiconductor material.
- 37. (Previously Presented) The method of claim 36, wherein the first and second source/drains have a different dopant concentration than the well.
- 38. (Previously Presented) A method of reducing voltage from an external voltage supply in an integrated circuit, comprising:

coupling a transistor of the integrated circuit between the external supply voltage and an internal circuit of the integrated circuit;

Title: SUPPLY VOLTAGE REDUCTION CIRCUIT FOR INTEGRATED CIRCUIT

Dkt: 703.019US3

applying a voltage at the transistor output to the internal circuit, the applied voltage reduced from the external supply voltage by a threshold voltage of the transistor; isolating the transistor from a substrate region of the integrated circuit by a well formed in the substrate region; and coupling the well to the internal circuit.

(Previously Presented) The method of claim 38, wherein coupling the transistor between 39. the external supply voltage and the internal circuit, comprises:

coupling a first source/drain and a gate of the transistor to the external supply voltage; and

coupling a second source/drain of the transistor, the well, and a semiconductor region containing the first and second source/drains of the transistor to the internal circuit.

- 40. (Previously Presented) The method of claim 38, wherein the integrated circuit is a memory device and the internal circuit is a memory cell of the memory device.
- 41. (Previously Presented) A method of reducing voltage, comprising:

applying the voltage to a first transistor, wherein a second transistor is coupled to the first transistor; and

providing an output voltage at an output of the second transistor, the output voltage equal to the applied voltage reduced by a threshold voltage of the first transistor and a threshold voltage of a second transistor, and wherein a well, bounding the first transistor and the second transistor, is coupled to the output.

- 42. (Previously Presented) The method of claim 41, wherein applying the voltage to the first transistor comprises applying the voltage to a first source/drain and a gate of the first transistor.
- (Previously Presented) The method of claim 42, wherein a second source/drain of the 43. first transistor and a first source/drain of the second transistor are integrally formed and are coupled to a gate of the second transistor.

44. (Previously Presented) The method of claim 43, wherein a second source/drain of the second transistor is coupled to the well and to a semiconductor region containing the source/drains of the first and second transistors.

45. (Previously Presented) A method of reducing voltage, comprising:

applying the voltage to a first transistor, wherein the first transistor is coupled to a second transistor; and

providing an output voltage at an output of the second transistor, the output voltage equal to the applied voltage reduced by a threshold voltage of both the first transistor and the second transistor, and wherein a first well, bounding the first transistor, is coupled to the second transistor and a second well, bounding the second transistor, is coupled to the output.

- 46. (Previously Presented) The method of claim 45, wherein applying the voltage to the first transistor comprises applying the voltage to a first source/drain and a gate of the first transistor.
- 47. (Previously Presented) The method of claim 46, wherein a second source/drain of the first transistor is coupled to a first source/drain and a gate of the second transistor and a second source/drain of the second transistor is coupled to the output.
- 48. (Previously Presented) The method of claim 47, wherein the well of the first transistor is coupled to the second source/drain of the first transistor and to the first source/drain of the second transistor, and the well of the second transistor is coupled to the second source/drain of the second transistor and to the output.

49-50. (Cancelled)

51. (Currently Amended) The method of claim 50, wherein A method of reducing a voltage, comprising:

applying the voltage to a first source/drain and a gate of a first transistor, wherein a second source/drain of the first transistor is integrally formed with a first source/drain of a second transistor to form a common source/drain and the common source/drain is coupled to a gate of the second transistor;

providing an output voltage at a second source/drain of the second transistor, wherein the output voltage is reduced from the applied voltage by a threshold voltage of both the first transistor and the second transistor;

a semiconductor region containing the first and second source/drains and common source/drain of the first and second transistors is coupled to the second source/drain of the second transistor; and

a well bounding the first transistor and the second transistor is coupled to the second source/drain of the second transistor.

52. (Previously Presented) A method of reducing voltage, comprising:

applying the voltage to a first source/drain and a gate of a first transistor, wherein a second source/drain of the first transistor is coupled to a first source/drain and a gate of a second transistor; and

providing an output voltage at a second source/drain of the second transistor, wherein the output voltage is reduced from the applied voltage by a threshold voltage of both the first transistor and the second transistor.

53. (Previously Presented) The method of claim 52, wherein a first semiconductor region containing the first and second source/drains of the first transistor is coupled to the second source/drain of the first transistor and wherein a second semiconductor region containing the first and second source/drains of the second transistor is coupled to the second source/drain of the second transistor.

- 54. (Previously Presented) The method of claim 53, wherein a first well bounding the first transistor is coupled to the second source/drain of the first transistor and wherein a second well bounding the second transistor is coupled to the second source/drain of the second transistor.
- 55-57. (Cancelled)
- 58. (Currently Amended) The method of claim 57, wherein A method of regulating a voltage, comprising:

applying the voltage to a voltage reduction circuit;

applying a signal to a switching circuit coupled to the voltage reduction circuit to cause the voltage reduction circuit to be activated to reduce the voltage by a predetermined amount;

wherein applying the voltage to the voltage reduction circuit includes applying the voltage to a first source/drain of a transistor and wherein:

a gate of the transistor is coupled to the switching circuit;

a second source/drain of the transistor is coupled to a node; and
a semiconductor region of the transistor containing the first and
second source/drains is coupled to the node; and

applying the voltage to a second voltage reduction circuit that is coupled to the switching circuit, wherein applying the voltage to the second voltage reduction circuit emprises includes applying the voltage to a first source/drain and a gate of a transistor and wherein a second source/drain of the transistor is coupled to the switching circuit.

59. (Currently Amended) The method of claim 57, wherein A method of regulating a voltage, comprising:

applying the voltage to a voltage reduction circuit;

applying a signal to a switching circuit coupled to the voltage reduction circuit to cause the voltage reduction circuit to be activated to reduce the voltage by a predetermined amount;

wherein applying the voltage to the voltage reduction circuit includes applying the voltage to a first source/drain of a transistor and wherein:

> a gate of the transistor is coupled to the switching circuit; a second source/drain of the transistor is coupled to a node; and a semiconductor region of the transistor containing the first and second source/drains is coupled to the node;

applying the voltage to a second voltage reduction circuit that is coupled to the switching circuit, wherein applying the voltage to the second voltage reduction circuit comprises includes applying the voltage to a first source/drain and a gate of a first transistor, and wherein:

a second source/drain of the first transistor is coupled to a first source/drain and to a gate of a second transistor;

a first well, isolating the first transistor from a substrate, is coupled to the first source/drain of the second transistor;

a second source/drain of the second transistor is coupled to the switching circuit; and

a second well, isolating the second transistor from the substrate, is coupled to the switching circuit.

(Currently Amended) The method of claim 57, wherein A method of regulating a 60. voltage, comprising:

applying the voltage to a voltage reduction circuit;

applying a signal to a switching circuit coupled to the voltage reduction circuit to cause the voltage reduction circuit to be activated to reduce the voltage by a predetermined amount;

wherein applying the voltage to the voltage reduction circuit includes applying the voltage to a first source/drain of a transistor and wherein:

> a gate of the transistor is coupled to the switching circuit; a second source/drain of the transistor is coupled to a node; and a semiconductor region of the transistor containing the first and second source/drains is coupled to the node;

Dkt: 703.019US3

applying the voltage to a second voltage reduction circuit that is coupled to the switching circuit, wherein coupling another voltage reduction circuit to the switching circuit emprises includes:

applying the voltage to a first source/drain and a gate of a first transistor, wherein a second source/drain of the first transistor is integrally formed with a first source/drain of a second transistor to form a common source/drain and the common source/drain is coupled to a gate of the second transistor; and

providing a reduced voltage at a second source/drain of the second transistor coupled to the switching circuit, wherein the voltage is reduced by a threshold voltage of both the first transistor and the second transistor.

61-62. (Cancelled)

(Currently Amended) The method of claim 62, wherein A method of regulating a 63. voltage, comprising:

applying the voltage to a first source/drain of a transistor;

biasing a well of the transistor to a second source/drain;

providing an output voltage equal to the applied voltage reduced by a threshold voltage of the transistor at the second source/drain of the transistor in response to a gate signal applied to a gate of the transistor to activate the transistor;

applying the gate signal to the gate of the transistor in response to an enable signal being applied to a switching circuit coupled to the gate; and wherein applying the gate signal to the gate of the transistor comprises includes:

generating the gate signal by applying the reduced voltage to the switching circuit; and

applying the enable signal to the switching circuit to apply the gate signal to the gate of the transistor.

64. (Previously Presented) The method of claim 63, wherein generating the gate signal comprises applying the reduced voltage to a voltage divider circuit.

65. (Previously Presented) A method of operating an integrated circuit, comprising: applying an external voltage to an input of the integrated circuit; generating a reduced voltage from the external voltage to operate at least one

internal circuit of the integrated circuit, wherein generating the reduced voltage includes:

applying the external voltage to a transistor; and providing an output voltage at an output of the transistor, the output voltage equal to the applied voltage reduced by a threshold of the transistor, wherein the output of the transistor is coupled to a well that isolates the transistor from a substrate of the integrated circuit; and

applying the reduced voltage to the at least one internal circuit.

- 66. (Previously Presented) The method of claim 65, wherein applying the voltage to the transistor comprises coupling the external voltage to a first source/drain and a gate of the transistor.
- 67. (Previously Presented) The method of claim 66, wherein applying the reduced voltage to the at least one internal circuit comprises coupling a second source/drain of the transistor and a semiconductor region containing the first and second source/drains to the at least one internal circuit.
- 68. (Previously Presented) The method of claim 65, wherein the integrated circuit is a memory device and the at least one internal circuit is a memory cell.
- 69. (Previously Presented) A method of operating an integrated circuit, comprising:

  applying an external voltage to an input of the integrated circuit;

  generating a reduced voltage from the external voltage to operate at least one
  internal circuit of the integrated circuit, wherein generating the reduced voltage includes:

  applying the external voltage to a source/drain and a gate of a transistor;
  reducing the external voltage by a threshold voltage of the transistor; and

Serial Number: 09/955,270

Filing Date: September 18, 2001

Title: SUPPLY VOLTAGE REDUCTION CIRCUIT FOR INTEGRATED CIRCUIT

providing the reduced voltage at a second source/drain of the transistor,

and

applying the reduced voltage to the at least one internal circuit, wherein a well that isolates the transistor from a substrate of the integrated circuit is coupled to the at least one internal circuit.

70-71. (Cancelled)

(Previously Presented) A method of operating an integrated circuit, comprising: 72. applying an external voltage to an input of the integrated circuit; generating a reduced voltage from the external voltage to operate at least one internal circuit of the integrated circuit, wherein generating the reduced voltage includes:

applying the voltage to a first source/drain and a gate of a first transistor, wherein a second source/drain of the first transistor is integrally formed with a first source/drain of a second transistor to form a common source/drain and the common source/drain is coupled to a gate of the second transistor; and

providing an output voltage at a second source/drain of the second transistor, the output voltage equal to the external voltage reduced by a threshold voltage of both the first transistor and the second transistor; and applying the reduced voltage to the at least one internal circuit, wherein a semiconductor region containing the first and second source/drains and common source/drain of the first and second transistors is coupled to the at least one internal circuit.

73-74. (Canceled)

75. (Previously Presented) A method of operating an integrated circuit, comprising: applying an external voltage to an input of the integrated circuit; generating a reduced voltage from the external voltage to operate at least one internal circuit of the integrated circuit, wherein generating the reduced voltage includes:

Serial Number: 09/955,270

Filing Date: September 18, 2001

Title: SUPPLY VOLTAGE REDUCTION CIRCUIT FOR INTEGRATED CIRCUIT

applying the voltage to a first source/drain and a gate of a first transistor, wherein a second source/drain of the first transistor is coupled to a first source/drain and a gate of a second transistor; and

providing the reduced voltage at a second source/drain of the second transistor, the reduced voltage equal to the external voltage reduced by a threshold voltage of both the first transistor and the second transistor; and

applying the reduced voltage to the at least one internal circuit, wherein a first semiconductor region containing the first and second source/drains of the first transistor is coupled to the first source/drain and the gate of the second transistor and wherein a second semiconductor region containing the first and second source/drains of the second transistor is coupled to the at least one internal circuit.

76-77. (Cancelled)